In this work, the fabrication of WO 3 / W nanocrystals for nonvolatile memory devices has been achieved via rapid thermal oxidation of tungsten silicide. Amorphous Si and WSi x ͑x = 2.7͒ layers were deposited onto the tunneling oxide and sequentially oxidized to form well-shaped WO 3 / W nanocrystals. The mean size of WO 3 / W nanocrystals is ϳ8.4 nm, while density is ϳ1.57 ϫ 10 11 cm −2 . Moreover, the nonvolatile memory device for WO 3 In recent years, extensive articles have been published relating with nanocrystal application on nonvolatile memory devices. The memory devices employing distributed nanocrystals as storage elements have exhibited outstanding performance in high speed and low power consumption so that it has been regarded as a candidate to replace conventional dynamic random array memories and/or flash memories. [1] [2] [3] Theoretically, metal nanocrystals possess more advantages than other materials for nonvolatile memory devices, such as a wide range of available work functions, higher density of states, and smaller energy perturbation due to carrier confinement. [4] [5] [6] However, few metal materials could be employed in manufacture of current semiconductor industry because of incompatibilities with various processes. Among the practicable metals for semiconductor industry, tungsten provides excellent physical as well as electrical properties for satisfaction of both requirements. For example, high melting point prevents deformation at high temperature, high work function provides high density of states for electrons trapping, chemical stability with Si atom, and so on. 7, 8 In this letter, the fabrication of well-shaped WO 3 / W nanocrystals embedded in SiO 2 for nonvolatile memory device application has been demonstrated. Additionally, the failure mechanism of imperfect WO 3 / W nanocrystal-based nonvolatile memory without capping a-Si layer is discussed as well. 8 in. ͑100͒ oriented p-type silicon wafers were chemically cleaned by a standard RCA procedure, followed a 3 nm tunnel oxide was grown in a rapid thermal anneal system. Subsequently, a 4-nm-thick WSi x ͑x = 2.7͒ layer was deposited onto the tunnel oxide using chemical vapor deposition system. An amorphous Si layer ͑a-Si, 5 nm͒ was capped onto the tungsten silicide layer to provide sufficient Si atoms for forming the control oxide layer. Afterward, a dry oxidation was utilized for the formation of the control oxide at 900-1100°C and WO 3 / W nanocrystals were precipitated in the matrix of SiO 2 as well. In addition, the sample without capping a-Si layer was also oxidized in the same conditions. Chemical compositions of samples were investigated by x-ray photoelectron spectrometry ͑XPS͒ ͑Physical Electronics PHI 1600͒ with Mg K␣ ͑energy= 1253.6 eV͒ radiation. Finally, Al gate electrode was patterned and sintered. The structural analyses were performed by transmission electron microscopy ͑TEM͒. The capacitance-voltage ͑C-V͒ measurements were performed by a precision LCR meter ͑HP4284A͒ to observe the memory characteristics of WO 3 / W nanocrystal-based devices. Figure 1͑a͒ shows the cross-sectional TEM image of WSi x / SiO 2 / Si structure for RTO process. An about 150 nm cluster was observed on the tunneling oxide. appear repeatedly on the sample every several micrometers. Besides, the dark contrast in TEM suggests that it was composed of tungsten and/or tungsten compounds. The square shows a highlighted high-resolution TEM ͑HRTEM͒ image from the Fig. 1͑a͒ . WO 3 / W nanocrystals are conspicuously observed embedded in SiO 2 matrix, while the nanocrystals are segregated imperfectly in shape.
In order to improve the formation of imperfect-shaped nanocrystals aforementioned, a 5 nm a-Si layer was capped on WSi x layer and followed oxidizing in the same conditions. The inset of Fig. 2͑a͒ represents the HRTEM image of oxidized a-Si/ WSi x / SiO 2 / Si structure. It displays that the WO 3 / W nanocrystals were formed into distributed-and well-shaped ellipsoids. The confirmation of mean size of WO 3 / W nanocrystals is approximately 8.4 nm in diameter. Figure 2͑a͒ shows the density of WO 3 / W nanocrystals versus rapid thermal oxidation ͑RTO͒ time. At initially 30 s, WO 3 / W nanocrystals nucleated rapidly and sequentially coarsened. As RTO performed at 60 s, the density of WO 3 / W nanocrystals decreases to 1.57ϫ 10 11 cm −2 , and there is no obvious variation from 60 to 120 s. The C-V characteristics of WO 3 / W nanocrystals embedded in oxide are shown in Fig. 2͑b͒ . While the voltage swept from 1 to − 5 V and back to 1 V, a threshold-voltage shift of 0.53 V was observed, which is sufficient to be defined as "1" or "0" for the logic-circuit design.
XPS was used to determine the chemical nature of the a-Si/ WSi x / SiO 2 / Si sample which was oxidized for 120 s RTO process. Ar sputtering for 100 sec is utilized for cleaning. Figure 3 presents the XPS spectra of W 4f. The peaks centered at 3.14 and 33.4 eV were identified as W 4f 7/2 and W 4f 5/2 , respectively. Slight WO 3 chemical states were observed at 35.8 and 37.8 eV as well. 9 Nevertheless, Si atoms in the sample are mostly oxidized, which the evidence is SiO 2 signal identified from Si 2p XPS spectra. Because of extremely little solid solubility of O atoms within W material, 10 O atoms could not exist in W nanocrystals except absolutely oxidation of tungsten. Therefore, it is a reasonable speculation that the position of WO 3 should be on the surface of W nanocrystals. Namely, W nanocrystals are encapsulated by a very thin WO 3 layer.
To elucidate the appearance of samples with and without a-Si layer, a schematic diagram is shown in Fig. 4 . Initially, tungsten silicide is oxidized and decomposes to W and Si. 11, 12 Both elements transform to oxygen compounds simultaneously. Comparing with the oxides of W and Si, the heats of formation per oxygen atom are −67.1 kcal/ mole for WO 3 and −73.0 kcal/ mole for SiO 2 , respectively. 7 It is reasonable to believe that the primitive oxidation mostly arises with Si atoms, and only slight W atoms are transformed into W oxides. 13 At the same time, tungsten also aggregates to diminish free energy of surface. However, WO 3 is not stable at high temperature. Some WO 3 vaporized during the nucle- ation, thus the imperfect shape of WO 3 / W nanocrystals formed, as shown from Fig. 4͑a͒ to Fig. 4͑c͒ . It is confirmed in Fig. 1͑b͒ . Furthermore, difference thermal expansion coefficients are induced between the tunneling oxide and W silicide ͑0.5 ppm/°C for SiO 2 and 12.5 ppm/°C for WSi 2 ͒. W silicide film is compressed by thermal stress during thermal oxidation process. The stress attributes to enhance the aggregation of the WO 3 / W and results in clustered, as shown in Fig. 1͑a͒ .
Because the cluster formation is due to raising a violent thermal stress in a W silicide film during oxidation, WO 3 / W nanocrystals must be precipitated before the W silicide film reacts with oxygen to alleviate the cluster formation. Capping an a-Si layer on W silicide film, as shown in Fig. 4͑d͒ , is a significant way to retard oxygen diffusing into the W silicide film. First, an upper a-Si layer is beneficial to reduce the formation of stress at high temperature. Moreover, great parts of SiO 2 are transformed from a-Si capping layer during oxidation. Oxide layer also moderates the diffusion of oxygen into W silicide. The delay time of the W oxidation makes the decomposed W atoms to aggregate completely, as shown in Fig. 4͑e͒ . Even if tungsten is slightly oxidized, the thin SiO 2 layer also plays a significant role in keeping WO 3 from evaporation. Capping a-Si layer onto W silicide before oxidation indeed results in perfect shape of WO 3 / W nanocrystals.
In summary, the fabrication of WO 3 / W nanocrystals as memory devices by oxidizing a-Si/ WSi x / SiO 2 / Si structure has been achieved. The nonvolatile memory device with WO 3 / W nanocrystals exhibits ϳ0.53 V threshold voltage shift under 1 V / ͑−5 V͒ operation. Meanwhile, the mechanisms of formation of WO 3 / W nanocrystals also are proposed. Volatile WO 3 and excessive stress lead to the production of imperfect nanocrystals without capping an a-Si layer. The implementation of the present structure is compatible as well as practicable for nonvolatile memory technology.
